UNITED STATES DEPARTMENT OF COMMERCY United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/017,240	12/13/2001	Yan Hou	042390.P11505	1554
8791 BLAKELY SC	7590 02/04/2008 OKOLOFF TAYLOR & 2	EXAMINER		
1279 OAKMEAD PARKWAY			DO, CHAT C	
SUNNYVALE	LE, CA 94085-4040		ART UNIT	PAPER NUMBER
·			2193	
			MAIL DATE	DELIVERY MODE
			02/04/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)			
	10/017,240	HOU ET AL.			
Office Action Summary	Examiner	Art Unit			
	Chat C. Do	2193			
The MAILING DATE of this communication Period for Reply	appears on the cover sheet w	ith the correspondence address			
A SHORTENED STATUTORY PERIOD FOR REWHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication - If NO period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by some year of the provision of the p	G DATE OF THIS COMMUNI: R 1.136(a). In no event, however, may a in. eriod will apply and will expire SIX (6) MON tatute, cause the application to become Al	CATION. reply be timely filed NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 2	21 December 2007.				
2a)⊠ This action is FINAL . 2b)□	This action is FINAL . 2b) This action is non-final.				
3) Since this application is in condition for all	owance except for formal mat	ters, prosecution as to the merits is			
closed in accordance with the practice und	ler <i>Ex parte Quayle</i> , 1935 C.D	D. 11, 453 O.G. 213.			
Disposition of Claims	•				
4)⊠ Claim(s) <u>1-5,8-11 and 13-19</u> is/are pending	g in the application.				
4a) Of the above claim(s) is/are with	drawn from consideration.				
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>1-5, 8-11, 13-19</u> is/are rejected.	·				
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction ar	nd/or election requirement.	· · · · · · · · · · · · · · · · · · ·			
Application Papers					
9) The specification is objected to by the Exar	miner.				
10) The drawing(s) filed on is/are: a)		by the Examiner.			
Applicant may not request that any objection to	· · · · · ·	•			
Replacement drawing sheet(s) including the co	rrection is required if the drawing	(s) is objected to. See 37 CFR 1.121(d).			
11) The oath or declaration is objected to by the	e Examiner. Note the attached	d Office Action or form PTO-152.			
Priority under 35 U.S.C. § 119					
12) ☐ Acknowledgment is made of a claim for for	eign priority under 35 U.S.C. §	§ 119(a)-(d) or (f).			
a) ☐ All b) ☐ Some * c) ☐ None of:					
 Certified copies of the priority document 	nents have been received.	·			
2. Certified copies of the priority docum					
3. Copies of the certified copies of the	•	received in this National Stage			
application from the International Bu	•				
* See the attached detailed Office action for a	ilist of the certified copies not	received.			
Attachment(s)		·			
1) Notice of References Cited (PTO-892)		Summary (PTO-413)			
 Notice of Draftsperson's Patent Drawing Review (PTO-948 Information Disclosure Statement(s) (PTO/SB/08) 		s)/Mail Date nformal Patent Application			
Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	6) Other:				

Application/Control Number: 10/017,240

Art Unit: 2193

DETAILED ACTION

- 1. This communication is responsive to Amendment filed 12/21/2007.
- 2. Claims 1-5, 8-11, and 13-19 are pending in this application. Claims 1, 9, 13, and 19 are independent claims. In Amendment, claims 6-7 and 12 are previously cancelled. This Office Action is made final.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-5, 8-11, and 13-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shyu (U.S. 5,471,412) in view of Mou (U.S. 6,134,270).

Re claim 1, Shyu discloses in Figures 4 and 7 a system for performing temporal order independent numerical computations on data (e.g. abstract) comprising: a computation block (e.g. parts 2 and 3 in Figure 4 which computing either multiplication or butterfly as addition/subtraction as seen in Figure 2A); a buffer block (e.g. 74 in Figure 7), wherein the buffer block (e.g. col. 6 lines 32-42 and the operation of 4-port data unit in Figure 4 is exactly the same configuration for Figure 7) includes at least one first

Application/Control Number: 10/017,240

Art Unit: 2193

buffer for storing only data values to which a first mathematical operation to be performed thereto after being transferred to the computation block is an addition operation by the computation block (e.g. RP1 as readport for addition/subtraction butterfly operation in Figure 4), and at least one second buffer for storing only data values to which a first mathematical operation to be performed thereto after being transferred to the computation block is a multiplication operation by the computation block (e.g. RP2 as readport for multiplication butterfly operation in Figure 4); and the demultiplexer transmits only to the at least one first buffer the data values to which the first mathematical operation to be performed thereto after being transferred to the computation block is the addition operation by the computation block (e.g. col. 7 line 40 to col. 8 line 36, particularly lines col. 7 lines 64-68 wherein the data stored in writeport 2 is transferred to readport 1 to the addition/subtraction computation block 2), the demultiplexer transmits only to the at least one second buffer the data values to which the first mathematical operation to be performed thereto after being transferred to the computation block is the multiplication operation by the computation block (e.g. col. 7 line 40 to col. 8 line 36, particularly lines col. 7 lines 49-58 wherein the data stored in writeport 1 is transferred to readport 1 to the multiplication computation block 3), and upon a condition, data values are transferred from the buffer block to the computation block for processing (e.g. col. 6 lines 45-53 and by the controller 9 in Figure 7) such that data is processed in a same order received from a bit stream (e.g. Figures 5-6 and 8 wherein in the order of input data and the order of output data is same with latency due to processing in between, there is not indication of out of order sequence).

Application/Control Number: 10/017,240

Art Unit: 2193

Shyu fails to disclose the bit stream is MPEG and a demultiplexer located upstream from the buffer block. However in the same Figures 4 and 7, Shyu discloses a demultiplexer (e.g. part 1 in Figure 4 or part 71 in Figure 7) for separating the input data to either the multiplication block (e.g. part 3 of Figure 4) or the addition/subtraction block (e.g. part 2 of Figure 4) because it can provide data to either the multiplication or additional/subtraction whenever needed (e.g. col. 5 lines 32-38). Further, Mou discloses in Figures 3-4 the system (e.g. Figure 3 as decoder) would allow processing of data in the same order (e.g. output of inverse scan 104 in Figure 3 as processing data) they are received from an MPEG bit stream (e.g. input into the inversed DCT 108 in Figure 3 and col. 8 lines 1-13).

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention is made to add the system would allow processing of data in the same order they are received from an MPEG bit stream and a demultiplexer placed in front of the buffer block as seen in Mou's invention into Shyu's invention because it would enable to send the provided data to either computation block efficiently for decoding video (e.g. col. 5 lines 32-38 of Shyu and col. 8 lines 1-13 of Mou).

Re claim 2, Shyu further discloses in Figures 4 and 7 the first and second buffers are FIFO ("First In First Out") buffers (e.g. inherently from col. 8 lines 36-38 wherein the data is readout sequentially).

Re claim 3, Shyu further discloses in Figures 4 and 7 the computation block computes an IDCT ("Inverse Discrete Cosine Transform") (e.g. col. 8 lines 50-55).

Art Unit: 2193

Re claim 4, Shyu further discloses in Figures 4 and 7 eight first buffers are utilized, each corresponding to a column of an 8x8 block of data (e.g. col. 7 lines 40-45).

Re claim 5, Shyu further discloses in Figures 4 and 7 the IDCT is a 2-D IDCT (e.g. col. 9 lines 49-62).

Re claim 8, Shyu further discloses in Figures 4 and 7 the computation block (e.g. 823 and 812 in Figure 9) generates a new partial result utilizing data values transferred from the buffer block (e.g. 74) and the partial result transferred from the TRAM (e.g. 83), the new partial result being then stored back in the TRAM (e.g. 83).

Re claim 9, it has similar limitations cited in claim 1. Thus, claim 8 is also rejected under the same rationale as cited in the rejection of rejected claim 1. In addition, Shyu further discloses in Figures 4 and 7 a TRAM block (e.g. 83), wherein the TRAM block stores partial results of the computation between clock cycles (e.g. Figure 8); wherein, upon an occurrence of a predetermined condition (e.g. by the control unit 9 in Figure 7), data values are transferred from the buffer block and the TRAM block to the computation block for processing (e.g. col. 3 lines 1-68).

Re claim 10, it has similar limitations cited in claim 3. Thus, claim 10 is also rejected under the same rationale as cited in the rejection of rejected claim 3.

Re claim 11, it has similar limitations cited in claim 4. Thus, claim 11 is also rejected under the same rationale as cited in the rejection of rejected claim 4.

Re claim 13, it has similar limitations cited in claim 5. Thus, claim 13 is also rejected under the same rationale as cited in the rejection of rejected claim 5.

Art Unit: 2193

Re claim 14, Shyu discloses in Figures 4 and 7 a method for performing temporal order independent computations (e.g. abstract and col. 2 line 30 to col. 4 line 56) comprising: receiving a data value for processing (e.g. input into the 4-port data unit 74); determining whether the data value corresponds to one of an addition operation and a multiplication operation (e.g. from the output port of either 735 or 722 and col. 6 lines 32-43); if the data value corresponds to a multiplication operation, storing the data value in a multiplication buffer that stores only data values to which a first mathematical operation performed thereto is multiplication (e.g. col. 7 line 40 to col. 8 line 36, particularly lines col. 7 lines 49-58 wherein the data stored in writeport 1 is transferred to readport 1 to the multiplication computation block 3); if the data value corresponds to an addition operation, storing the data value in an addition buffer that stores only data values to which a first mathematical operation performed thereto is addition (e.g. col. 7 line 40 to col. 8 line 36, particularly lines col. 7 lines 64-68 wherein the data stored in writeport 2 is transferred to readport 1 to the addition/subtraction computation block 2); and outputting a data value stored in the multiplication buffer and an associated data value stored in the addition buffer to a computation block (e.g. 83 according to the control unit 9) for processing wherein the determining is performed upstream of the computation block (e.g. Figure 7) such that data is processed in a same order received from a bit stream (e.g. Figures 5-6 and 8 wherein in the order of input data and the order of output data is same with latency due to processing in between, there is not indication of out of order sequence).

Shyu fails to disclose the bit stream is MPEG. However, Mou discloses in Figure 4 the MPEG bit stream (e.g. input into the inversed DCT 108 in Figure 3 and col. 8 lines 1-13).

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention is made to add the MPEG bit stream as seen in Mou's invention into Shyu's invention because it would enable to decode video (e.g. col. 8 lines 1-13 of Mou).

Re claim 15, Shyu further discloses in Figures 4 and 7 storing partial results generated by the computation block in a TRAM (e.g. 83).

Re claim 16, Shyu further discloses in Figures 4 and 7 the demultiplexer determines whether the first mathematical operation to be performed on each of the data values after being transferred to the computation block is one of the addition operation and the multiplication operation (e.g. col. 3 lines 15-33).

Re claim 17, it has same limitations cited in claim 16. Thus, claim 17 is also rejected under the same rationale as cited in the rejection of rejected claim 16.

Re claim 18, Shyu further discloses in Figures 4 and 7 the determining step includes determining whether a first mathematical operation to be performed on the data value after being transferred to the computation block is one of the addition operation and the multiplication operation (e.g. col. 3 lines 13-33 and col. 6 lines 45-52).

Re claim 19, it is a system claim having similar limitations cited in claim 14.

Thus, claim 19 is also rejected under the same rationale as cited in the rejection of rejected claim 14.

Application/Control Number: 10/017,240 Page 8

Art Unit: 2193

Response to Arguments

5. Applicant's arguments filed 12/21/2007 have been fully considered but they are not persuasive.

a. The applicant argues repeatedly in page 6 for claims that the cited references by Shyu and Mou fail to disclose the system and method that allows processing of data in the same order received from an MPEG bit stream as cited in the claimed invention.

The examiner respectfully submits that the above limitations are clearly seen in combination of references by Shyu and Mou as addressed in the above rejection. First of all, the above rejection is rejected under 35 U.S.C. 103(a) as being unpatentable by Shyu as primary reference in view of Mou as secondary reference. In the primary reference, Shyu further discloses graphically and logically the data is processed in the same order as received/input data temporally as clearly seen in Figures 5-6 and 8. In these Figures, they show the output data block is sequentially output in the same order as the input data block. Thus, the input data is processed sequentially manner as input. In the secondary reference, Mou clearly discloses the video decoder is used to decode the MPEG signal.

Conclusion

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Art Unit: 2193

b. U.S. Patent No. 5,881,177 to Kim discloses a quantizer for video signal encoding system.

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chat C. Do whose telephone number is (571) 272-3721. The examiner can normally be reached on M => F from 7:00 AM to 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng-Ai An can be reached on (571) 272-3756. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/017,240 Page 10

Art Unit: 2193

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chat C. Do Examiner Art Unit 2193

January 29, 2008

Jus